FORM PTO-1449

## U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

Attorney Docket No.: NPO-20773-1-CU Serial No.: 10/061,066

Applicant(s): Adrian Stoica

LIST OF PRIOR ART CITED BY APPLICANT
(Use several sheets if necessary)

Filing Date: January 29, 2002

Group: 2133

**U. S. PATENTS** Initials Patent No Issue Date Name Class Subclass Filing Date CVL US-5,258,947 11-02-1993 **SOURGEN** 365 96 12-07-1990 CVV US-6,363,519 03-26-2002 LEVI ET AL. 716 16 06-17-1999 RECEIVED AUG 2 2 2003 Technology Center 2100 FOREIGN PATENT DOCUMENTS Initials Document Number Date Country Name Translation? (Yes/No/n/a) Initials Other Documents (Title, Author, Date, Pages, Etc., if known) Examiner's Signature: Date Considered: Initial if reference was considered, whether or not citation with MPEP. Mark through citation if not considered. Include a copy of this citation form with your next correspondence to the Applicant(s).

FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE Attorney Docket No.: NPO-20773-1-CU Serial No.: 10/061,066

Applicant(s): Adrian Stoica

LIST OF PRIOR ART CITED BY APPLICANT (Use several sheets if necessary)

Filing Date: January 29, 2002

Group: 2133

·	(Use several st	heets if necessary)								
				U. S. PATENTS	·					
Initials	Patent No	Issue Date	Name  LIOSTICK A ET A I			Class	Subclass	Filing Date		
CVL	5,677,691	10-14-07	HOSTICKA ET AL.			341	155	06-25-93		
CVL	5,705,938	01-06-98	KEA	AN		326	39	09-05-95		
CAL	5,959,871	09-28-99	PIE	PIERZCHALA ET AL.			489	12-22-94		
CVL.	5,970,487	10-19-99	SHACKLEFORD ET AL.			707	6	08-13-97		
CVL	6,360,191	03-19-02	ко	KOZA ET AL.			6	01-05-99		
CVL	6,363,517	03-26-02	LEV	LEVI ET AL.			16	06-17-99		
CVL	6,378,122	04-23-02	LEV	EVI ET AL.       716       16         EVI ET AL.       716       16				06-17-99		
		FO	REIGI	N PATENT DOCUM	IENTS	×		<del>/</del>		
Initials	Document Number Date			Country			Name Transla (Yes/No			
Initials	Other Documents (Title, Author, Date, Pages, Etc., if known)									
CVL	Layzell, P., "A New Research Tool for Intrinsic Hardware Evolution", 1998, Second International Conference ICES98, pp. 47-56									
CVL	Perkowski, M., Chebotarev, A., and Mishchenko, A., "Evolvable Hardware or Learning Hardware? Induction of State Machines from Temporal Logic Constraints," July 1999, Proceedings of the First NASA/ DoD Workshop									
CVI.	•			Hardware Chips: Ex occeedings of the Seve	•		•	Transistor		
CVL	Array," April 1999, Proceedings of the Seventh International Conference  Stoica, A., Keymeulen, D., Salazar-Lazaro, C., Hayworth, K., and Tawel, Raoul, "Toward On-board Synthesis and Adaption of Electronic Functions: An Evolvable Hardware Approach," March 1999, IEEE, Vol. 2, pp. 351-357									
CVL		ained reconfigu	rable a	R., Salazar-Lazaro, Garchitecture for analogs of the First NASA/	g and dig	ital CMOS				
CVL				aro, C., Keymeulen, I Circuits," July 1999				nary Design		

Examiner's Signature:

In aller

Date Considered:

Initial if reference was considered, whether or not citation with MPEP. Mark through citation if not considered. Include a copy of this citation form with your next correspondence to the Applicant(s).

CITATI PATEN	MATION DSURE ON FORM FOR T APPLICATION PTO - 1449)	1	Applic	ant(s): {	NP0-20773-1-CU STOICA Herewith		: To be ass	signed	10/061066 10/061066 11/29/02
					U. S. PATENTS	<del></del>	·		7 6
Initials_	Patent No	Issue D	ate	Name			Class	Subclass	Filing Date
CVL	5,867,397	02-02-	02-02-99		KOZA, et al.		364	489	
CVL	5,897,628	04-27-	7-99 KIT		'ANO		706	13	
			FOF	REIGN	N PATENT DOCUM	IENTS			·
Initials	Document Number Date		Date		Country	Name			Translation? (Yes/No/n/a)
Initials	Other Documents (Title, Author, Date, Pages, Etc., if known)  Bennett III, F., Andre, D., Koza, J.R., and Keane, M.A., "Evolution of a 60 decibel Op Amp using genetic programming," First International Conference, <i>ICES96</i> , Tsukuba, Japan, October, 7-8, 1996, Springer, pp. 455-469								
	Flockton, Stuart, J., and Sheehan, Kevin, "Intrinsic Circuit Evolution Using Programmable Analogue Arrays," Second International Conference, <i>ICES98</i> , Lausanne, Switzerland, September 23-25, 1998, Springer, pp. 144-153.								
CVL	•	•			ence, ICES98, Lausa	anne, Swi		_	_
CVL	Arrays," Secon	nd Internat	ional ( ———guchi,	Confer T., "N	ence, ICES98, Lausa	anne, Swi 153. oproach to	tzerland, So Gate-Leve	eptember 23 el Evolvable	-25, 1998, Hardware,"
	Arrays," Secon  Iba, H., Iwata, I  First Internatio  Kajitani, I., Ho N., Iwata, M.,	M. and High onal Confershino, T. Keymeule able Hard	guchi, rence, Nishi en, D.,	T., "N ICESS kawa, Higu n a Sin	ence, <i>ICES98</i> , Lausa Springer, pp. 144- Machine Learning Ap	anne, Swi 153. oproach to October 7 caya, S., S vel Ettwol nternation	Gate-Leve 7-8, 1996, S Yamauchi, nip: Implen	eptember 23 el Evolvable Springer, pp T., Inuo, T. nenting GA	Hardware," 327-343. Kajihara, Operations
CVL	Arrays," Secondless Iba, H., Iwata, I First Internation Kajitani, I., Ho N., Iwata, M., and Reconfigur Koza, J.R., An Reuse of Substru	M. and Hisonal Conference Oshino, T. Keymeulo able Hard dre, D., Fuctures in	guchi, rence, Nishi en, D., ware o Switzer Bennett Evolvi	T., "N ICESS kawa, Higu n a Sin cland, III, F	ence, ICES98, Lausa Springer, pp. 144- Machine Learning Ap 96, Tsukuba, Japan, D <sub>3</sub> , Yokoi, H., Nak chi, T., "A Gate-Leangle LSI," Second In	anne, Swi 153. oproach to October 7 caya, S., Y vel Ettwel nternations oringer, po-	Gate-Level 7-8, 1996, S Yamauchi, nip: Implental Conferent op. 1-12. meterized F Programm	eptember 23 el Evolvable Springer, pp T., Inuo, T. nenting GA nce, ICES98 Reuse, and H ning, "First	Hardware," 327-343. Kajihara, Operations, Laussane, Hierarchical

Initial if reference was considered, whether or not citation with MPEP. Mark through citation if not considered. Include a copy of this citation form with your next correspondence to the Applicant(s).

INFORMATION DISCLOSURE CITATION FORM FOR PATENT APPLICATION (FORM PTO - 1449)			Applicar	nt(s): ़	NP0- 20773-1-CU STOICA Herewith	Serial No	.: To be as	signed S	10/061066   10/061066   11/29/02
U. S. PATENTS									
Initials	Patent No Issue Date			Name			Class	Subclass	Filing Date
								. 1	
FOREIGN PATENT DOCUMENTS									
Initials	Document Number		Date		Country		Name		Translation? (Yes/No/n/a)
Initials		Other	Docum	nents	(Title, Author, Da	te, Pages,	Etc., if kno	wn)	
EVL	Koza, J.R., Bennett III, F.H., Andre, D., Keane, M.A., "Automated WYWIWYG Design of Both the Topology and Component Values of Electrical Circuits Using Genetic Programming," Proceedings of Genetic Programming Conference, Stanford, 1996, pp. 28-31.								
CVL	Koza, J.R., Dunlap, F., Bennett III, F., Keane, M.A., Lohn, J., and Andre, D., "Automated Synthesis of Computational Circuits Using genetic Programming," <i>IEEE Transactions on Evolutionary Computation</i> , Vol. 1, No. 2, 1997, pp. 109-128.								
CVL	Lohn, Jason D., and Colombano, S.P., "Automated Analog Circuit Synthesis Using a Linear Representation," Second International Conference, <i>ICES98</i> , Lausanne, Switzerland, September 23-25, Springer, 1998, pp. 125-133.								
CVL	Murakawa, M., Yoshizawa, S., Adachi, T., Suzuki, S., Takasuka, K., Iwata, M., Higuchi, T.,  "Analogue EHW Chip for Intermediate Frequency Filters," Second International Conference, <i>ICES98</i> ,  Lausanne, Switzerland, September 23-25, 1998, Springer, pp. 132-143.								
CVL	Stoica, A., "On Hardware Evolvability and Levels of Granularity," International Conference on Intelligent Systems and Semiotics, NIST Gaithersburg, VA, September 1997, pp. 1-4.								
CVL	Thompson, Adrian, "Silicon Evolution," Proceedings of Genetic Programming, MIT Press, 1996, pp. 75-90.								
cu	Thompson, Adrian, "On the Automatic design of Robyst Electronics Through Artificial Evolution," Second International Conference, <i>ICES98</i> , Lausanne, Switzerland, September 23-25, Springer, 1998, pp. 13-24.								
Examine	er's Signature:	w cele	nue			Date C	onsidered:	9/9/05	
Initial if reference was considered, whether or not citation with MPEP. Mark through citation if not considered. Include a copy of this citation form with your next correspondence to the Applicant(s).									

INFORMATION Docket No.: NP0-20773-1-CU Serial No.: To be assigned DISCLOSURE CITATION FORM FOR Applicant(s): STOICA PATENT APPLICATION (FORM PTO - 1449) Filing Date: Herewith Group: Unknown U. S. PATENTS Initials Patent No Issue Date Name Class Subclass Filing Date FOREIGN PATENT DOCUMENTS **Initials** Document Number Date Country Name Translation? (Yes/No/n/a) Initials Other Documents (Title, Author, Date, Pages, Etc., if known) Thompson, Adrian, "An Evolved Circuit, Intrinsic in Silicon, Entwined with Physics," First CVL International Conference, ICES96, Tsukuba, Japan, October 7-8, Springer, 1996, pp. 390-405. Zebulum, R.S., Pacheco, M.A., Vellasco, M., "Evolvable Systems in Hardware design: Taxonomy, Survey and Applications," First International Conference, ICES96, Tsukuba, Japan, October 7-8. CVL Springer, 1996, pp. 344-358. Zebulum, R.S., Pacheco. Marco, A., Vellasco, M., "Analog Circuits Evolution in Extrinsic and CVL Intrinsic Modes." Second International Conference, ICES98, Lausanne, Switzerland, September 23-25, Springer, 1998, pp. 154-165. Examiner's Signature: Date Considered: Initial if reference was considered, whether or not citation with MPEP. Mark through citation if not considered. Include a copy of this citation

form with your next correspondence to the Applicant(s).